Does anyone know why this VHDL code is not counting on my FPGA? The 7-segment is stuck on "0". So I am assuming it is not making it to the second count
Lesson 78 - Example 50: Modulo-5 Counter - YouTube
Design Mod - N synchronous Counter - GeeksforGeeks
verilog - Asynchronous Down Counter using D Flip Flops - Electrical Engineering Stack Exchange
Digital Electronics: Mod 5 counter using D Flip Flops only - YouTube